<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
  <channel>
    <title>bard0 design engineering notes</title>
    <link>https://bard0.com/insights/</link>
    <description>FPGA, embedded systems, memory interfaces, imaging, and practical hardware design notes from bard0 design.</description>
    <language>en-au</language>
    <lastBuildDate>Tue, 26 May 2026 00:00:00 +0000</lastBuildDate>
    <item>
      <title>Getting the Most Out of Your Image Sensor: What Is Subsampling?</title>
      <link>https://bard0.com/insights/image-sensor-binning-mode.html</link>
      <guid isPermaLink="true">https://bard0.com/insights/image-sensor-binning-mode.html</guid>
      <pubDate>Tue, 26 May 2026 00:00:00 +0000</pubDate>
      <description>A practical guide to image sensor subsampling modes (binning, skipping, ROI) and the FPGA timing details that decide whether they work in an embedded vision system.</description>
      <category>FPGA</category>
      <category>VISION</category>
      <category>IMAGE SENSORS</category>
      <category>EMBEDDED</category>
      <category>SUBSAMPLING</category>
    </item>
    <item>
      <title>HyperRAM Memory: Introduction and Comparison</title>
      <link>https://bard0.com/insights/hyperram-memory.html</link>
      <guid isPermaLink="true">https://bard0.com/insights/hyperram-memory.html</guid>
      <pubDate>Thu, 14 May 2026 00:00:00 +0000</pubDate>
      <description>A comprehensive introduction to HyperRAM technology and how it compares to traditional SRAM and DDR memory for low-pin-count FPGA designs.</description>
      <category>FPGA</category>
      <category>HARDWARE</category>
      <category>EMBEDDED</category>
      <category>HYPERRAM</category>
      <category>RAM</category>
    </item>
  </channel>
</rss>
